Title
Engineering Multirate Convolutions for Radar Imaging
Author
Bierens, L.H.J.
Deprettere, E.F.
TNO Fysisch en Elektronisch Laboratorium
Publication year
1996
Abstract
We present a schematic design methodology for multirate convolution systems, based on combined algorithmic development and architecture design. It allows us to map the algebraic specification of a long convolution algorithm directly onto efficient fast convolution hardware based on short FFT processor elements or dedicated VLSI processors. The design methodology exploits the known relationship between multirate filter banks and fast convolution schemes in an implicit manner, and allows the hardware designer to concentrate on typical application specific constraints such as processing speed, processor size and memory utilization. The methodology has proven its usefulness in the design of a convolution processor for real-time on-board synthetic aperture radar imaging
Subject
Radar
VLSI
Algebraic specification
Convolution
Digital signal processing chips
Fast Fourier transforms
Formal specification
Radar imaging
Real-time systems
Synthetic aperture radar
To reference this document use:
http://resolver.tudelft.nl/uuid:3b9f0cca-9606-499d-965b-d9cc2ac35d4e
DOI
https://doi.org/10.1109/icassp.1996.550561
TNO identifier
95031
Publisher
IEEE, Piscataway, NJ
Source
1996 IEEE International Conference on Acoustics, Speech, & Signal Processing - ICASSP, May 7-10, 1996, Atlanta, GA, USA. Vol.6, 3217-3220
Document type
conference paper